AMENDMENTS TO THE CLAIMS

Please amend the claims as follows:

Claims 1-11. (canceled)

12.   (currently amended) A circuit board of a system, the circuit board
       comprising:
       a plurality of connectors, each connector connects to a memory module
              which includes multiple volatile memory units and a non-volatile
              fault storage unit;
       a memory controller configured to read and write data into the volatile
              memory units of memory modules; [[and]]
       a memory error interface configured to provide read and write access to
              the non-volatile fault storage units of the memory modules; and
       a computer-readable medium including computer-readable error handling
              code ~~including instructions~~ configured to write entries relating to
              detected memory errors into the non-volatile fault storage unit and
              to read said entries from the non-volatile fault storage unit,
       wherein each said entry comprises a memory unit identifier, a start bit of a
              memory error, an end bit of the memory error, and tag bits
              indicating time of last failure and number of occurrences of failure.

13.   (original) The circuit board of claim 12, further comprising:
       a processor dependent hardware (PDH) interface communicatively
              coupled between a central processing unit and the memory error
              interface.

14.   (currently amended) The circuit board of claim 13, further comprising:

a processor dependent code (PDC) unit accessible via the PDH interface, wherein the PDC unit includes <u>said computer-readable medium, and wherein said computer-readable medium further includes computer-readable</u> boot code ~~and said error handling code~~.

15. (currently amended) The circuit board of claim 14, wherein the <u>computer-readable</u> boot code ~~includes instructions~~ <u>is configured</u> to read the entries from the non-volatile fault storage unit and to remove memory bits associated with the entries from a set of usable memory.

16. (canceled)

17. (original) The circuit board of claim 12, wherein the volatile memory units comprise dynamic random access memory, and wherein the plurality of memory modules comprise dual in-line memory modules (DIMMs).

18. (canceled)